ABSTRACT We have fabricated large area integrated top-gate nMISFETs with sputter-deposited-MoS 2 film having n-type operation. A sputtering method enables us to form a large-area MoS 2 thin film followed by H 2 S annealing to compensate sulfur vacancies. Two passivation films of ALD-Al 2 O 3 enhance the process endurance of MoS 2 channel. Therefore, we demonstrate TiN-top-gate nMISFET, which is a substantial first step to realize industrial chip-level LSIs with MoS 2 -channel FETs.
I. INTRODUCTION
Transition metal di-chalcogenides (TMDCs) for channel material of such as flexible devices or optical devices, 3D-monolithic ICs have attracted remarkable attentions because of their excellent electrical and optical properties. Molybdenum disulfide (MoS 2 ) is the most promising candidate among TMDCs because of its transparency, flexibility, sufficient band gap of 1.2-1.8 eV [1] , [2] and high mobility (∼ 400 cm 2 /V-s) even in atomically thin region [3] - [5] which is in contrast with other materials such as silicon or InGaAs [6] - [8] where significant decreases in the mobility will be seen in such a thin region. To date, MoS 2 has been synthesized by mainly exfoliation and Chemical Vapor Deposition (CVD) methods.
Exfoliation method is widely adopted to synthesize MoS 2 film because it enables us to transfer good quality MoS 2 flake to substrate. In previous reports, the maximum mobility of MoS 2 (1,090 cm 2 /V-s) had been reported by exfoliation method [9] . However, it is difficult to suppress the contamination of alkali metals such as sodium from environments. The contamination influences to enhance the carrier density of ∼ 10 20 cm −3 and normally-on operation in accumulation mode [10] , [11] . Moreover, exfoliation method is not suitable in terms of industrial applications due to the difficulty of synthesizing large area film.
CVD process has been also investigated prevalently to solve these challenges of exfoliation method. Usually, Mo, MoO 3 and sulfur powder are used as precursor and MoS 2 film is synthesized at high temperature of over 600 o C. Recently, large and uniform monolayer MoS 2 film was synthesized by CVD using substrate decoration of perylene-3,4,9,10 tetracarboxylic acid tetrapotassium salt (PTAS) and gentle etching process [12] . Among MoS 2 film made by CVD, the reported maximum mobility is approximately 190 cm 2 /V-s [13] . However, the high temperature in CVD process is necessary to synthesize (600 o C and more), which is not appropriate for applications such as 3D-monolithic ICs and flexible devices which require low temperature following processes [14] , [15] .
On the other hand, the sputtering method is expected to synthesize large and uniform MoS 2 thin film at low temperature in clean ambient while avoiding alkali-metal contaminations. However, the carrier density of sputtered MoS 2 thin film tends to increase due to sulfur vacancies derived from high vapor pressure of sulfur [16] . Besides, the sputtered MoS 2 thin film is pealed by deionized water even with top passivation film of ALD-Al 2 O 3 if the side wall of MoS 2 film isn't covered. This instability in the water is derived from a smaller grain size of sputtered MoS 2 thin film (10 nm at the most) than those of exfoliation and CVD methods [18] - [23] . This small grain size means that there are many edges in sputtered MoS 2 film. Because these many edges lead to the strong polarity, namely, hydrophilic, water molecules can enter into sputtered MoS 2 film easily [24] . Therefore, a cleaning process with deionized water peals parts of sputtered MoS 2 film easily, and eventually whole MoS 2 film is going to be pealed. For those challenges, H 2 S annealing enables us to compensate sulfur vacancies and reduce carrier density [18] and passivating MoS 2 film suppresses the pealing during the wet process.
In this paper, we have investigated to fabricate topgate MISFETs with sputter-deposited MoS 2 film in the size of centimeter at low temperature. This integration is a substantial first step for applying MoS 2 film industrially.
II. EXPERIMENTAL METHODS
Figures 1 and 2 are process flow and the schematic image of H 2 S annealing, respectively. TiN of 50-nm thick was patterned by lift-off process as source and drain regions for n-type operation, and then the MoS 2 film of 3-nm thick was deposited directly on SiO 2 /Si substrate by RF sputtering [25] . The conditions were an RF power of 50 W, distance between the target and substrate of 150 mm, substrate temperature of 400 • C, argon (Ar) flow of 7.0 sccm, and partial pressure of 0.55 Pa. And then, the MoS 2 film was annealed in H 2 S gas at 400 o C in 1 kPa for 10 min for sulfur compensation and crystallinity improvement, simultaneously. For both passivation and dielectric functionalities, first Al 2 O 3 film of 20-nm thick was deposited by Atomic Layer Deposition (ALD) method. After an isolation patterning of MoS 2 channel by the Reactive Ion Etching (RIE) with Cl 2 gas, second Al 2 O 3 film was deposited especially for passivating sidewall of MoS 2 film. Consequently, total thickness of Al 2 O 3 films is approximately 27 nm because the thickness of 1 st Al 2 O 3 film was reduced during an isolation process. TiN top-gate of 150-nm thick was pattered by the RIE with Cl 2 gas. Bird's-eye view and cross-sectional illustration of chiplevel-integrated MISFETs are shown in Figs. 3 and 4, respectively. To evaluate the structure of the sputtered MoS 2 film, cross-sectional Transmission Electron Microscopy (TEM), Energy Dispersive X-ray (EDX) spectroscopy and Scanning Transmission Electron Microscopy (STEM) are conducted.
Two-dimensional device simulation of our MISFET was carried out by the TCAD simulator "Atlas" of Silvaco to assume the threshold voltages with various carrier densities, fixed charges, interface trap densities and gate work function. The models utilized in this simulation are the "bandgap narrowing model" as a carrier static model [26] , the "Yamaguchi model" as a mobility model [27] , and "Shockley-Read-Hall 1252 VOLUME 6, 2018 model" and "Auger recombination model" as recombination models [28] , [29] .
III. RESULTS AND DISCUSSION
A cross-sectional TEM image in Fig. 5 shows overall features of the H 2 S-annealed MoS 2 film and ALD-Al 2 O 3 passivation film of this nMISFET. It is confirmed that about five-layers MoS 2 film with uniform thickness is preserved even after device fabrication processes. The average grain size of sputtered MoS 2 film is approximately 10 nm, defined by grain boundaries whose positions are indicated by black allows shown in Fig. 5 . In Fig. 6 , from the cross points between profiles for both aluminum and carbon atoms detected by EDX depth profile, total thickness of Al 2 O 3 film is approximately estimated as 27 nm. Fig. 7 shows a high-resolution STEM image of the same sample. [27] . The off current increases as V ds increases and on/off ratio is approximately 20 at V ds of 2.0 V. The origin of small on/off ratio might be large S/D leakage current via crystal defects because the sputtered MoS 2 film has large number of defects due to the small grain size. Therefore, to improve the crystallinity of sputtered MoS 2 film is still important for reducing leakage current. Fig. 10 . Table 1 shows the parameters of simulation [32] , [33] . Parameter set i was led by the results of the fitting to experiments by simulation. Other parameter sets are calculated by the simulation to evaluate the V th . As a result of fitting, N A was as high as 10 19 cm −3 in spite of H 2 S annealing which is expected to reduce the carrier density and shift the threshold voltage in positive direction. Higher Q f and Q it−top than those in previous reports are also confirmed [32] , [33] . The cause of high carrier density is speculated to be carbon contaminations during integration processes rather than an insufficient sulfur compensation [18] . This carbon contamination can be due to the residual photo resist of S/D photolithography. One possible cause of high Q f is speculated to be the remaining chlorine atoms during the active definition by RIE onto first Al 2 O 3 film. As a result, the threshold voltage shifts in positive direction further when N A , Q f and Q it−top decrease and the work function of gate metal increases. The four dotted black lines in Fig. 11 are the result of calculation by (1) and match with set i to vii roughly.
(1) 
is the Fermi potential. Although there were some assumptions, (1) shows that V th shits in parallel toward positive direction when Q f and Q it−top are reduced. N A is necessary to be less than about 10 18 cm −3 to realize normally-off operation in which Vth is positive as indicated by dotted curves in Fig. 11 . Therefore, it is expected to be reduced by removing carbon contamination using acid cleaning. Furthermore, it is valid to reduce Q f and Q it−top using isolation process without chlorine atoms and following post deposition annealing [32] , [33] . Introducing the gate metal 1254 VOLUME 6, 2018 such as palladium with large work function of 5.3 eV is also valid. Reductions of Q f and Q it−top are also effective for realizing low off current. Figure 12 shows I d -V ds characteristics with V gs of 1.75 ∼ 5.75 V. I d obviously increases as V gs increases because of electric-field effect. However, the contact resistance between MoS 2 and TiN seems to be high. Owing to reduce a contact resistance, titanium and scandium are promising candidates of contact metal because these metals have small Schottky barrier height with MoS 2 film [21] . In addition, a resistance dependence on L mask value is calculated to extract the parasitic resistances including contact and sheet resistances as shown in Fig. 13 . Because of successful fabrication of nMISFETs, overlap length between gate and source/drain (2 L) and external resistance (R ext ) values are respectively extracted as 14.4 mm and 1.14 x 10 9 -mm. L eff is calculated from L eff = L mask − 2 L. Accordingly, for example, L eff of the device, whose L mask is 15 mm, is calculated as 0.577 mm. 2 L has large positive value in spite of non-overlap structure shown in Figs. 3 and 4 . This is because these MISFETs drive as a junction-FET with S/D region due to sulfur defects during integration processes. The R ext of these MISFETs with top gate is higher than that of CVD-MoS 2 film with back gate, that is 6.85 x 10 5 -mm [34] . Furthermore, the variability of R ext is also high and can cause non-liner relation of Fig.13 too. As a result, the peak value of field-effect mobility with deducted R ext is evaluated as 0.11 cm 2 /V-s. Figure 14 shows the mobility comparison with the channels of silicon and MoS 2 synthesized by three methods [3] , [5] , [9] , [11] - [13] , [18] , [35] - [50] . The mobility of sputtered MoS 2 film is lower than those of exfoliation and CVD methods. If the grain size and R ext are improved, the mobility can be expected to be remarkably enhanced. Therefore, to reduce the number of nucleation sites and promote the migration on substrate are also necessary in order to enlarge the grain size [36] . Introducing gate-source/drain overlap structure is also effective.
IV. CONCLUSION
We successfully achieved the top-gate MoS 2 nMISFETs and confirmed the operation by adopting a bunch of methods of RF magnetron sputtering, twice Al 2 O 3 passivations, and H 2 S annealing. The sputtered MoS 2 film was remarkably preserved even after the device fabrication processes. We demonstrated the extraction of the effective gate length and mobility of MoS 2 accumulation nMISFETs. Although the mobility is still lower than those using exfoliation and CVD methods, the performance is expected to be improved by reducing R ext , carrier density, interface-trap density and VOLUME 6, 2018 1255
fixed-charge density of Al 2 O 3 film, and this device integration is substantial first step to realize the integrated circuits with 2D material in the near future.
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